Introduction
Power-aware DFT can mean different things to different people. In order to make any definitive statements and answer the panel question of whether we really need power-aware DFT, let us first try to define and understand the problem of test and power and what power-aware DFT means.
2.
Power-Aware DFT Definitions
Is power-aware to reduce power during test? How is test affecting power, and what is its impact on yield? Does power-aware mean testing of the low power features themselves? Could it not be all of the above, depending on which market is being served?
Test Power
Scan toggles more logic compared to functional mode resulting in excess power, both peak and average, during test. Many efforts have been underway to reduce power during test such as reduction of scan shift frequency. Another method is to generate power friendly patterns in which ATPG does not do random x fills, but rather tries to reduce the amount of toggles by filling the adjacent flop intelligently to reduce the overall toggle count. The matrix of success in this case is reduction in the overall toggle count. Reduction in the overall toggle count reduces power during test, although the correlation could vary.
The problem with these various post-design approaches for dealing with test power is that it happens after design phase is complete. At this point in DFT flow, all there is to control is how patterns are generated and applied on the tester. While effective, they may not be enough to effectively manage power during test applications. Essentially there is so much one can do to control test power during test pattern generation flow, while managing the overall test time as well as pattern generation cost.
To further help lower test power, another and very common technique is to partition the scan into various domains. Partitioning the scan effectively reduces the amount of logic under test for any given scan run, thus helping lower power during test.
In all these techniques, however, the missing piece is the actual power number associated with any given scan patterns. The reality is that we really do not easily & perhaps even quantitatively know the extent of any power issues during application of test, and if we do, it is often after tape out. This is because the scan power simulation takes efforts, and is often available during post-design phase. On the other hand, production testers have hardware limitations for measuring actual dynamic IR-drop during specific time window such as capture cycle. Irrespectively, precautions are taken to ensure that the overall scan power is below critical threshold, whatever that threshold may be.
The above discussions are also valid for BIST. One of the decisions for memory groupings is power. While managing the test cost, precautions are taken to avoid running all BISTs in parallel. Although the actual power numbers may not be readily available, without these steps the risk of tests failing because of power is great.
Why Risk Not Being Power-Aware
Power-aware DFT is not just a single item that is done during pattern generation, but rather it is a practice of taking into account all aspects of power during test. While the major issue is lack of actual test power information during design phase, we must take power into account from early in design phase, and carry them into production test pattern generation and yield analysis.
The ideal situation would be to have test power data available during architecture phase. This would optimize the scan domains as well as BIST groupings. It would also help designers to spread out the capture cycle events by skewing the clocks to help with simultaneous switching of all flops. It would also help with power grid designs, and allow the design to accommodate power during test.
Some may be concerned with under-testing the parts because test power may not match functional power, but in some cases, it may negatively affect yields. The scan or BIST could fail because of test power, yet the failing parts may actually be functionality good. In this case, poweraware DFT is extended beyond design phase, and into data mining for yield enhancements to ensure that power does not negatively affect yield.
Conclusions
In the end, the position of the author for whether we really need power-aware DFT is that not only we need it but it has to be integral part of the overall design & production flow from architecture definition to volume production test. The economics of test will determine how much effort one has to put in during the design and test cycle. If yield is negatively affected, then one must find a solution, and the solutions lies within all aspect of design phase, not just controlling power during test.
